Karafan Journal

Karafan Journal

High-level modeling in SystemC using an aspect-oriented programming approach

Document Type : Original Article

Author
Departmant of Computer Engineering, Technical and Vocational University (TVU), Tehran,Iran.
Abstract
An appropriate platform for modeling and simulation, with a steep and accelerated learning curve, is essential for analyzing the time complexity or runtime behavior of algorithms. Leveraging methods based on the SystemC library routines within the structure of an electronic system enables implementations that significantly enhance the performance of cryptographic models. This structure provides one of the critical security and performance attributes namely, algorithmic time complexity or execution time—which serves as a safeguard against potential attacks. The SystemC-based methodology is widely employed for system-level modeling, architectural exploration, performance evaluation, software development, performance verification, and high level synthesis. It is frequently integrated with Electronic System-Level (ESL) design and Transaction-Level Modeling (TLM).However, applying SystemC in security oriented simulations typically requires modifications to existing code, thereby increasing the complexity of the modeling process. One of the key advantages of this approach, without necessitating any code alterations, is the adoption of Aspect Oriented Programming (AOP), which can be effectively utilized for both security simulation and cryptographic modeling. Consequently, the model can be evaluated within a functional verification environment without introducing any changes to the original code.This model is implemented using an aspect oriented extension of the C or C++ languages, which functions as an aspect oriented programming language. Simulation results demonstrate that the integration of the aspect oriented approach imposes negligible overhead on simulation runtime or executable file size. Nevertheless, this methodology substantially increases cryptographic flexibility in assessing diverse security conditions.
Keywords
Subjects

[1] H. Mestiri and I. Barraj, "High-Speed Hardware Architecture Based on Error Detection for KECCAK," Micromachines,14,6, Jun. 2023, Art.1129. https://doi.org/10.3390/mi14061129 .
[2] X. Yang, L. Shu, Y. Liu, G. P. Hancke, M. A. Ferrag, and K. Huang,"Physical Security and Safety of IoT Equipment: A Survey of RecentAdvances and Opportunities,” Micromachines,14, 6, jun, https://doi.org/10.1109/TII.2022.3141408 .
[3] H. Mestiri, I. Barraj, A. Alsir Mohamed, and M. Machhout, "An Efficient AES 32-Bit Architecture Resistant to Fault Attacks," Computers, Materials & Continua,70, 2, 3667–3683, 2022, https://doi.org/10.32604/cmc.2022.020716 .
[4] F. Thabit, O. Can, A. O. Aljahdali, G. H. Al-Gaphari, and H. A. Alkhzaimi, "Cryptography Algorithms for Enhancing IoT Security," Internet of Things, 22, Jul. 2023, Art.100759, https://doi.org/10.1016/j.iot.2023.100759.
[5] I. Salam, T. H. Ooi, L. Xue, W. C. Yau, J. Pieprzyk, and R. C. W. Phan, "Random Differential Fault Attacks on the Lightweight Authenticated Encryption Stream Cipher Grain-128AEAD," IEEE Access, 9,72568–72586, 2021, https://doi.org/10.1109/ACCESS.2021.3078845.
[6] T. De Cnudde and S. Nikova, "Securing the PRESENT Block Cipher Against Combined Side-Channel Analysis and Fault Attacks," IEEE Transactions on Very Large-Scale Integration (VLSI) Systems,25,12, 3291–3301, Sep. 2017. https://doi.org/10.1109/TVLSI.2017.2713483.
[7] H. Mestiri, N. Benhadjyoussef, and M. Machhout, "Fault Attacks Resistant AES Hardware Implementation," in 2019 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS), Gammarth, Tunisia, Apr. 2019,1–6  https://doi.org/10.1109/ DTSS.2019.8914979
[8] V. A. Thakor, M. A. Razzaque, and M. R. A. Khandaker, "LightweightCryptography Algorithms for Resource-Constrained IoT Devices: A Review, Comparison and Research Opportunities," IEEE Access, 9, 28177–28193, 2021, https://ieeexplore.ieee.org/document/9328432
[9] T. K. Goyal, V. Sahula, and D. Kumawat, "Energy Efficient Lightweight Cryptography Algorithms for IoT Devices," IETE Journal of Research, 68, 3, 1722–1735, May 2022. https://doi.org/10.1080/03772063.2019.1670103.
[10] H. Mestiri, I. Barraj, and M. Machhout, "An AOP-Based Security Verification Environment for KECCAK Hash Algorithm," Computers, Materials & Continua, 73, 2, 4051–4066, 2022. https://doi.org/10.32604/cmc.2022.029794.
[11] X. Zheng, J. Wu, X. Lin, H. Gao, S. Cai, and X. Xiong, ardware/Software Co-Design of Cryptographic SoC Based on RISCV Virtual Prototype," IEEE Transactions on Circuits and Systems II: Express Briefs,70, 9, 3624–3628, Sep. 2023. https://doi.org/10.1109/TCSII.2023.3267186.
[12] N. Veeranna and B. C. Schafer, "S3CBench: Synthesizable Security SystemC Benchmarks for High-Level Synthesis," Journal of Hardware and Systems Security,1, 2, 103–113, Jun. 2017. https://doi.org/10.1007/s41635-017-0014-1.
[13] H. Mestiri, I. Barraj, M. Bedoui, and M. Machhout, "An ASCON AOP SystemC Environment for Security Fault Analysis," Symmetry, 16, 3, Mar. 2024, Art. 348. https://doi.org/10.3390/sym16030348.
[14] A. Baksi, S. Bhasin, J. Breier, D. Jap, and D. Saha, "A Survey on Fault Attacks on Symmetric Key Cryptosystems," ACM Computing Surveys, 55, 4, Aug. 2022, Art. 86. https://doi.org/10.1145/3530054.
[15] A. Chattopadhyay and U. Mitra, "Security Against False Data-Injection Attack in Cyber-Physical Systems," IEEE Transactions on Control of Network Systems, 7, 2, 1015–1027, Jun. 2020. https://doi.org/10.1109/TCNS.2019.2927594.
[16] M. M. N. Aboelwafa, K. G. Seddik, M. H. Eldefrawy, Y. Gadallah, and M. Gidlund, "A Machine-Learning-Based Technique for False Data Injection Attacks Detection in Industrial IoT," IEEE Internet of Things Journal, 7, 9, 8462–8471, Sep. 2020. https://doi.org/10.1109/JIOT.2020.2991693.
[17] R. Chatterjee and R. Chakraborty, "A Modified Lightweight PRESENT Cipher For IoT Security," in 2020 International Conference on Computer Science, Engineering and Applications (ICCSEA), Gunupur, India, Mar. 2020. https:/10.1109/ICCSEA49143.2020.9132950.
[18] S. Mohite, A. Sarda, and S. D. Joshi, "Analysis of System Requirements by Aspects-J Methodology," in 2021 International Conference on Computing, Communication and Green Engineering (CCGE), Pune, India, Sep. 2021. https://doi.org/10.1109/CCGE50943.2021.9776384
[19] M. Ramalingam, D. Saranya, R. ShankarRam, P. Chinnasamy, K. Ramprathap, and A. Kalaiarasi, "An Automated Framework For Dynamic Web Information Retrieval Using Deep Learning," in 2022 International Conference on Computer Communication and Informatics (ICCCI), Coimbatore, India, Jan. 2022. https://doi.org/10.1109/ICCCI54379.2022.9741044.
[20] R. Jain, R. Agrawal, R. Gupta, R. K. Jain, N. Kapil, and A. Saxena, "Detection of Memory Leaks in C/C++," in 2020 IEEE International Students’ Conference on Electrical,Electronics and Computer Science (SCEECS), Bhopal, India, Feb. 2020. https://doi.org/10.1109/SCEECS48394.2020.32.
[21] E. Yoshiya, T. Nakanishi, and T. Isshiki, "RTL Design Framework for Embedded Processor by using C++ Description," in 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, Feb. 2021, 1208–1211. https://doi.org/10.23919/DATE51398.2021.9473942.
[22] H. Mestiri, I. Barraj, and M. Machhout, "AES High-Level SystemC Modeling using Aspect Oriented Programming Approach," Engineering, Technology & Applied Science Research, 11, 1,6719–6723, Feb. 2021. https://doi.org/10.48084/etasr.3971.
[23] G. Biagetti, L. Falaschetti, P. Crippa, M. Alessandrini, and C. Turchetti, "Open-Source HW/SW Co-Simulation Using QEMU and GHDL for VHDL-Based SoC Design," Electronics, 12, 18, Jan. 2023, Art. 3986. https://doi.org/10.3390/electronics12183986.
[24] P. Pieper, V. Herdt, and R. Drechsler, "Advanced Embedded System Modeling and Simulation in an Open-Source RISC-V Virtual Prototype,"Journal of Low Power Electronics and Applications, 12, 4, Dec. 2022, Art. 52. https://doi.org/10.3390/jlpea12040052.
[25] K. Bjerge, J. H. Schougaard, and D. E. Larsen, "A scalable and efficient convolutional neural network accelerator using HLS for a system-onchip design,"Microprocessors and Microsystems, 87, Nov.2021, Art.104363. https://doi.org/10.1016/j.micpro.2021.104363.
Volume 23, Issue 1
Technical and Engineering
Spring 2026
Pages 410-427

  • Receive Date 19 August 2025
  • Revise Date 29 September 2025
  • Accept Date 25 November 2025